### **General Description**

The MAX528/MAX529 are monolithic devices combining an octal 8-bit, digital-to-analog converter (DAC), 8 output buffers, and serial-interface logic in a space-saving shrink small outline package (SSOP). The MAX528 operates from a single supply up to 15V or from split supplies totaling up to 20V, including +5V/-15V, +12V/-5V, and +15V/-5V. The MAX529 operates from a single +5V supply or from ±5V split supplies. For both parts, a shutdown pin reduces current consumption to under 50µA, while retaining all internal DAC data.

Three output modes are serially programmable for each pair of 8 analog outputs. An unbuffered mode connects the internal R-2R DAC network directly to the output pin, reducing power consumption and avoiding the buffer's DC errors. A full-buffered mode inserts a buffer between the R-2R network and the output, providing +5mA/-2mA output drive. Half-buffered output mode is similar, but uses less power while still providing up to 15mA of output drive in a unipolar output configuration.

Serial data can be "daisy-chained" from one device to another. On power-up, all data bits are reset to 0, and analog outputs enter the unbuffered mode.

#### Applications

Digital Gain and Offset Adjustment **Digital Calibration** Multiple Trim Pot Replacement Microcontrolled Analog Outputs

#### Features

- Now Available in Space-Saving SSOP
- 8 Buffered Noninverting Outputs
- Buffer Disable Control
- 2 Pairs of Differential Reference Inputs
- ♦ 3-Wire Serial Interface
- Single +5V or Dual ±5V Supply Operation (MAX529)
- Low-Power Shutdown
- Stable Driving Output Capacitance Loads


### **Ordering Information**

TEMP. RANGE	PIN-PACKAGE
0°C to +70°C	20 Plastic DIP
0°C to +70°C	24 Wide SO
0°C to +70°C	24 SSOP
0°C to +70°C	Dice*
-40°C to +85°C	20 Plastic DIP
-40°C to +85°C	24 Wide SO
-40°C to +85°C	24 SSOP
-55°C to +125°C	20 CERDIP**
	0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -40°C to +85°C

Ordering Information continued on last page.

Contact factory for dice specifications. \*\* Contact factory for availability and processing to MIL-STD-883.

### **Pin Configurations**



### **MIXIM**

Call toll free 1-800-998-8800 for free samples or literature.

### **ABSOLUTE MAXIMUM RATINGS - MAX528**

VDD to GND	0.21/ to 1.171/
	U.3V (0 + 17V
VDD to Vss	0.3V to +22V
Vss to GND	-17V to +0.3V
REFH1 - REFL1, REFH2 - REFL2.	-0.3V to +12V
REFH1 - Vss, REFH2 - Vss	+17V
REFH1, REFH2	REFL - 0.3V to Vnn + 0.3V
REFL1, REFL2	Vss - 0.3V to REFH + 0.3V
OUT(1-8)	Vss - 0.3V to Vnn + 0.3V
OUT(1-8) to V <sub>SS</sub>	+17V
OUT(1-8) Current	+20mA
DIN, CLK, CS, DOUT	0.3V to Vpp + 0.3V
SHDN	Vss - 0.3V to Vpp + 0.3V

DOUT Current Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	±20mA
Plastic DIP (derate 11.11mW/°C above +70°C)	889mW
Wide SO (derate 11.76mW/°C above +70°C)	941mW
SSOP (derate 8.00mW/°C above +70°C)	640mW
CERDIP (derate 11.11mW/°C above +70°C)	889mW
Operating Temperature Ranges:	
MAX528C0°C	to +70°C
MAX528E40°C	to +85°C
MAX528MJP55°C to	> +125°C
Storage Temperature Range65°C to	> +160°C
Lead Temperature (soldering, 10 sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS - MAX528**

(Unbuffered Mode:  $V_{DD} = +12V$ ,  $V_{SS} = 0V$ ; Full-Buffered Mode:  $V_{DD} = +12V$ ,  $V_{SS} = -5V$ ; GND = 0V, REFH = +6V, REFL = 0V, TA = T\_{MIN} to T\_MAX, unless otherwise noted.)

PARAMETER	PARAMETER SYMBOL		UNBUFFERED MODE (Note 1)			FULL-B	UNITS		
			MIN	TYP	MAX	MIN	ТҮР	MAX	
STATIC PERFORMAN	ICE								
Resolution			8			8			Bits
Relative Accuracy (Note 3)	RLE			±0.3	±1.0		±0.3	±1.0	LSB
Differential Nonlinearity (Note 4)	DNL	Guaranteed monotonic		±0.3	±1.0		±0.3	±1.0	LSB
Full-Scale Error	FSE	R <sub>LOAD</sub> = open			±1/2				LSB
Gain Error (Note 5)		RLOAD = open				-	-0.2		%
		$R_{LOAD} = 5k\Omega$				0.0	-1.3	-2.5	%
Zero-Code Error					±5			±60	mV
Zero-Code Tempco				±5			±100		μV/"C
DAC Output Resistance	Rout		8.5k	13k	20k		55	100	Ω
DAC Output Resistance Match	AROUT/ROUT			0.5			5.0		%
V <sub>DD</sub> Supply Rejection Ratio (Note 6)	PSRRVDD	DAC code = 55 (hex)		0.1	1.0		0.3	2.0	mV/V
Vss Supply Rejection Ratio (Notes 4,6)	PSRRV <sub>SS</sub>	DAC code = 55 (hex)		0.1	1.0		0.8	5.0	mV/v
REFERENCE INPUT					G	K	UT		G
Voltage Range	REFH	REFH - REFL = 11V	REFL		V <sub>DD</sub> -3	REFL		V <sub>DD</sub> -3	V
(Note 7)	REFL	max	VSS		REFH	V <sub>SS</sub> +1.5		REFH	ľ
Input Resistance (Note 8)	REFH1/REFL1, or REFH2/REFL2	DAC code = 55 (hex)	2.0	3.4		2.0	3.4		kΩ
Input Capacitance	Crefh	DAC loaded with 0s		40			40		-
	CREFH	DAC loaded with 1s		250		F	125		pF
AC Feedthrough	REFH=10kHz, 0-1			-70			-70		dB

- 141/1×1/41

## **Published by WWW.SKYTECH.ir**

2

### **ELECTRICAL CHARACTERISTICS - MAX528 (continued)**

(Unbuffered Mode: VDD = +12V, VSS = 0V; Full-Buffered Mode: VDD = +12V, VSS = -5V; GND = 0V, REFH = +5V, REFL = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL CONDITIONS		UNBUFFERED MODE (Note 1)			FULL-B	UNITS		
			MIN	TYP	MAX	MIN	TYP	MAX	
POWER REQUIREMEN	ITS					,			
Positive Supply Range	VDD		10.8		16.5	10.8		16.5	V
Negative Supply Range	V <sub>SS</sub>		0		-5.5	-1.5		-5.5	V
Positve Supply Current	loo	$\frac{\text{DIN} = \text{CLK} = \text{OV},}{\text{CS} = \text{SHDN} = 5\text{V}}$		0.3	1.0		5.5	9.0	mA
Negative Supply Current	ISS	$\frac{\text{DIN} = \text{CLK} = \text{OV},}{\text{CS} = \text{SHDN} = 5\text{V}}$		0.1	0.5		5.5	9.0	mA
I <sub>DD</sub> at Shutdown	ססי	SHDN = low			50			50	μA
Iss at Shutdown	Iss	SHDN = low			50			50	μΑ
DYNAMIC PERFORMA	NCE (Note 7)								
V <sub>OUT</sub> Settling Time		To ±1/2LSB; CLOAD = 20pF, from rising edge of CS		1	3		0.6	2.0	μs
Digital Coupling		Serial input: 1MHz CLK, DIN alternating 1s and 0s (0.5MHz), $C_L = 20pF$ , 0V to 5V input levels at CLK, DIN		20			20		mVp-p
Creastelly		Full-scale output transi- tion on all <u>7 other</u> channels (CS high)		40			20		nV-s
Crosstalk		1LSB output transition on all 7 other channels (CS high)		2	_		10	_	

3

### **DIGITAL AND SWITCHING CHARACTERISTICS - MAX528**

(V<sub>DD</sub> = +12V, V<sub>SS</sub> = -5V, REFH = +5V, REFL = 0V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
DIGITAL INPUTS DIN, CLK, CS, SI	IDN					
Input High Voltage	VINH		2.4	_		V
Input Low Voltage	VINL	DIN, CLK, CS		_	0.8	V
Input High Voltage	VINH	SHDN	3.0			V
Input Low Voltage	VINL	SHDN P			0.5	V
Input Hysteresis		DIN, CLK, CS		0.1		
Input Leakage Current		VIN = OV or VDD			±1	μΑ
Input Capacitance (Note 7)					10	рF
DIGITAL OUTPUT, DOUT, open dra	in output, 1k	2 pull-up resistor to +5V				,
Output Low Voltage	VOL	ISINK = 5mA			0.4	V
Output High Leakage	LKG	VOUT = 0V to VDD			±10	μΑ
Output High Capacitance (Note 7)	Соит				15	pF

1111X1111 -


### **DIGITAL AND SWITCHING CHARACTERISTICS - MAX528 (continued)**

(VDD = +12V, VSS = -5V, REFH = +5V, REFL = 0V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNITS
SWITCHING CHARACTERISTICS					
CLK Pulse Width High	tсн		80		ns
CLK Pulse Width Low	tCL		80		ns
DIN to CLK High Setup	tDS		40		ns
DIN to CLK High Hold	t <sub>DH</sub>		15		ns
CS Low to CLK High Setup	tosso		50		ns
CS High to CLK High Setup	tcss1		50		ns
Del <mark>ay, CLK L</mark> ow to Low CS	tcsho		0		ns
Dela <mark>y, CLK Hig</mark> h to High CS	tCSH1		50		ns
CS Pulse Width	tcsw		130		ns
CLK High to DOUT Data Valid (Note 9)	tDO	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V	15 (Note 7)	130	ns
CS Low to DOUT Enable (Note 10)	tov	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V		.90	ns
CS High to DOUT Disable (Note 10)	tr	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V		90	ns

- Note 1: Unbuffered mode buffers disabled. No output load. Note 2: Full-buffered mode buffers enabled; bipolar output mode;  $R_{LOAD} = 5k\Omega$ . Note 3: Relative accuracy in unbuffered mode guaranteed by relative accuracy test in full-buffered mode. Note 4: Specification in Unbuffered Mode column guaranteed by design only. Not subject to test. Note 5: Gain error with full-buffered mode enabled = no-load gain error (DAC output resistance/RLOAD). Example: -0.2% typ no-load error ( $55\Omega/5k\Omega$ ) = -1.3% typ error for 5k $\Omega$  load. Note 6: PSRR tested over supply range specified under power requirements; PSRR = (VOUT1 VOUT2)/(VSUPPLY1 VSUPPLY2). Note 6: Input resistance tested only under Unbuffered Mode conditions in Note1 above. Note 9: VOH = 2.4V, VOL = 0.8V. Note 10: tpV and trB are defined as the time required for DOUT to change 0.5V.

4



### **ABSOLUTE MAXIMUM RATINGS - MAX529**

V <sub>DD</sub> to GND
V <sub>DD</sub> to V <sub>SS</sub>
Vss to GND
REFH1 - REFL1, REFH2 - REFL20.3V to + 12V
REFH1 - V <sub>SS</sub> , REFH2 - V <sub>SS</sub> + 12V
REFH1, REFH2 REFL 0.3V to VDD + 0.3V
REFL1, REFL2
OUT(1-8) Vss - 0.3V to Vpp + 0.3V
OUT(1-8) to Vss + 12V
OUT(1-8) Current
DIN, CLK, CS, DOUT
SHDN Vss - 0.3V to Vpp + 0.3V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS - MAX529**

(Unbuffered Mode: VDD = +5V, VSS = GND = 0V, REFH = +2.5V, REFL = 0V; Full-Buffered Mode: VDD = +5V, VSS = -5V, GND = 0V, REFH = +2.5V, REFL = -2.5V, TA = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	UNBUFFERED MODE (Note 1)			FULL-BUFFERED MODE (Note 2)			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
STATIC PERFORMANC	CE								
Resolution			8			8			Bits
Relative Accuracy (Note 3)	RLE			±0.3	±1.0		±0.3	±1.0	LSB
Differential Nonlinearity (Note 4)	DNL	Guaranteed monotonic		±0.3	±1.0.		±0.3	±1.0	LSB
Full-Scale Error	FSE	RLOAD = open			±1/2				LSB
Gain Error (Note 5)		R <sub>LOAD</sub> = open					-0.2		%
		$R_{LOAD} = 5k\Omega$				0.0	-1.3	-2.5	%
Unipolar Offset Error		DAC code = 00 (hex)			±5				mV
Bipolar Offset Error 🖊		DAC code = 80 (hex)						±60	mV
Offset Error Tempco				±5			±100		µV/°C
DAC Output Resistance	ROUT		8.5k	13k	20k		55	100	Ω
DAC Output Resistance Match	AROUT/ROUT			0.5			5.0	- 6	%
V <sub>DD</sub> Supply Rejection Ratio (Note 6)	PSRRVDD	DAC code = 55 (hex)		1.5	5		3	10	mV/V
V <sub>SS</sub> Supply Rejection Ratio (Notes 4,6)	PSRRV <sub>SS</sub>	DAC code = 55 (hex)		0.3	2		1	5	mV/V
REFERENCE INPUT						F R			C
Voltage Range	REFH		REFL		V <sub>DD</sub> - 2.25	REFL		V <sub>DD</sub> - 2.25	
(Note 7)	REFL		V <sub>SS</sub>		REFH	V <sub>SS</sub> +1.5		REFH	V
Input Resistance (Note 8)	REFH1/REFL1, or REFH2/REFL2	DAC code = 55 (hex)	2.0	3.4		2.0	3.4		kΩ
Input Capacitance	Crefh	DAC loaded with 0s		40			40		Fa
input Capacitance	UNEFH	DAC loaded with 1s		250			125		J

/VI/XI/VI\_

20mA 19mW 11mW 19mW 29mW 20mA 19mW 20mA 19mW 20mA 19mW 20mA 19mW 20mA 19mW 20mA 20mV 20mA 20mV 

## Published by WWW.SKYTECH.ir

5

### **ELECTRICAL CHARACTERISTICS - MAX529 (continued)**

(Unbuffered Mode:  $V_{DD} = +5V$ ,  $V_{SS} = GND = ON$ , REFH = +2.5V, REFL = 0V; Full-Buffered Mode:  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ , GND = 0V, REFH = +2.5V, REFL = -2.5V, TA = T\_{MIN} to T\_MAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	UNBUFFERED MODE (Note 1) MIN TYP MAX		FULL-BUFFERED MODE (Note 2)			UNITS	
					MAX	MIN	MIN TYP MAX		
AC Feedthrough		REFH=10kHz, 0-2.5V <sub>p-p</sub> sinewave, all DACs at code 00 (hex)		-70			-70	/	dB
POWER REQUIREMEN	NTS								1
Positive Supply Range	VDD		4.75		5.25	4.75		5.25	V
Negative Supply Range	V <sub>SS</sub>		0		-5.5	-4.5		-5.5	V
Positve Supply Current	ססי	$\frac{\text{DIN}}{\text{CS}} = \frac{\text{CLK}}{\text{SHDN}} = \frac{\text{OV}}{5\text{V}}$		0.3	1.0		5.5	9.0	mA
Negative Supply Current	Iss	$\frac{\text{DIN}}{\text{CS}} = \frac{\text{CLK}}{\text{SHDN}} = 5\text{V}$		0.1	0.5		5.5	9.0	mA
IDD at Shutdown	IDD	SHDN = low			50			50	μA
Iss at Shutdown	Iss	SHDN = low			50			50	μA
DYNAMIC PERFORM	ANCE (Note	7)							
VOUT Settling Time		To $\pm 1/2LSB$ ; C <sub>LOAD</sub> = 20pF, from rising edge of CS		1	3		0.6	2.0	μs
Digital Coupling		Serial input: 1MHz CLK, DIN alternating 1s and 0s (0.5MHz), CL = 20pF, 0V to 5V input levels at CLK, DIN	-	20			20		mVp-p
Crosstalk		Full-scale output transi- tion on all 7 other channels (CS high)		40			20		- nV-s
		1LSB output transition o <u>n a</u> ll 7 other channels (CS high)		2			10		110-5

### **DIGITAL AND SWITCHING CHARACTERISTICS - MAX529**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS DIN, CLK, CS, SH	IDN	SHDN				
Input High Voltage	VINH	DIN, CLK, CS	2.4			V
Input Low Voltage	VINL	DIN, CLK, CS		0	0.8	V
Input High Voltage	VINH	SHDN ELEG	3.0	U		V
Input Low Voltage	VINL	SHDN			0.5	V
Input Hysteresis		DIN, CLK, CS		0.1		V
Input Leakage Current		$V_{IN} = 0V \text{ or } V_{DD}$			±1	μA
Input Capacitance (Note 7)					10	pF
DIGITAL OUTPUT, DOUT, open drai	n output, 1.3ks	Ω pull-up resistor to +5V				
Output Low Voltage	VOL	Isink = 3.5mA			0.4	V
Output High Leakage	ILKG	V <sub>OUT</sub> = 0V to V <sub>DD</sub>			±10	μA
Output High Capacitance (Note 7)	COUT				15	pF

\_ /VI/XI/VI

### **DIGITAL AND SWITCHING CHARACTERISTICS - MAX529 (continued)**

(VDD = +5V, VSS = -5V, REFH = +2.5V, REFL = -2.5V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
SWITCHING CHARACTERISTICS		· · · · · · · · · · · · · · · · · · ·	•			±
CLK Pulse Width High	tсн		125			ns
CLK Pulse Width Low	tCL		125			ns
DIN to CLK High Setup	tDS		50			ns
DIN to CLK High Hold	tDH		20			ns
CS Low to CLK High Setup	tosso		50			ns
CS High to CLK High Setup	tCSS1		50			ns
Delay, CLK Low to Low CS	tcsho		0			ns
Delay, CLK High to High CS	tCSH1		50			ns
CS Pulse Width	tosw		300			ns
CLK High to DOUT Data Valid (Note 9)	tpo	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V	20 (Note 7)		200	ns
CS Low to DOUT Enable (Note 10)	tdv	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V			120	ns
CS High to DOUT Disable (Note 10)	trr	$C_{LOAD} = 20 pF$ , Rpullup = 1k $\Omega$ to 5V			120	ns

7

Note 1: Unbuffered mode - buffers disabled. No output load.

Note 2: Note 3:

Note 4: Note.5:


Unbuffered mode – buffers disabled. No output load. Full-buffered mode – buffers disabled; bipolar output mode;  $R_{LOAD} = 5k\Omega$ . Relative accuracy in unbuffered mode guaranteed by relative accuracy test in full-buffered mode. Specification in Unbuffered Mode column guaranteed by design only. Not subject to test. Gain error with full-buffered mode enabled = no-load gain error - (DAC output resistance/R<sub>LOAD</sub>). Example: -0.2% typ no-load error - (55Ω/5kΩ) = -1.3% typ error for 5kΩ load. PSRR tested over supply range specified under power requirements; PSRR = (Vout1 - Vout2)/(VsupPLy1 - VsupPLy2). Guaranteed by design, not subject to test. Input resistance tested only under Unbuffered Mode conditions in Note1 above. Volt = 2.4V. Vol = 0.8V.

Note 6: Note 7:

Note 8:


Note 9:  $V_{OH} = 2.4V$ ,  $V_{OL} = 0.8V$ . Note 10:  $t_{DV}$  and  $t_{TR}$  are defined as the time required for DOUT to change 0.5V


### **Typical Operating Characterisitics**




1111X111









\_Pin Description

	PIN			
SSOP	DIP	SO	NAME	FUNCTION
5, 7, 18, 20	-	1, 12, 13, 24	N.C.	No Connect. These pins are not internally connected.
1	1	2	REFL1	Reference 1 Input Low. Must be more negative than REFH1 and more positive than Vss.
2	2	3	REFH1	Reference 1 Input High. Must be more positive than REFL1 and more negative than VDD.
3	3	4	Ουτο	Output Voltage 0. The product of the digital code for channel 0 and (REFH1 - REFL1), referenced to REFL1.
4	4	5	OUT1	Output Voltage 1. The product of the digital code for channel 1 and (REFH1 - REFL1), referenced to REFL1.
6	5	6	OUT2	Output Voltage 2. The product of the digital code for channel 2 and (REFH1 - REFL1), referenced to REFL1.
8	6	7	OUT3	Output Voltage 3. The product of the digital code for channel 3 and (REFH1 - REFL1), referenced to REFL1.
9	7	8	VDD	Positive Analog and Digital Supply.
10	8	9	DIN	Digital Input. CMOS and TTL compatible serial programming input.
11	9	10	CLK	Clock Input. CMOS and TTL compatible clock input.
12	10	11	DOUT	Digital Output. Open-drain, N-channel, FET output, requires external pull-up resistor; serial data output, shifted 16 bits from DIN.
13	11	14	GND	Digital Ground. Connect to 0V. (Analog signals are referenced to their respective REFL voltage, not GND).
14	12	15	ĈŜ	CHIP SELECT. Connect to logic low to program serially. Connect to logic high to latch data and turn off internal shift register. Rising edge of CS transfers new data into data registers and changes DAC output.
15	13	16	SHDN	SHUTDOWN. Connect to logic high for normal operation, to GND for shutdown mode.
16	14	17	V <sub>SS</sub>	Negative Analog Supply. Connect to GND for single-supply operation. Connect to negative supply for bipolar DAC outputs.
17	15	18	OUT4	Output Voltage 4. The product of the digital code for channel 4 and (REFH2 - REFL2), referenced to REFL2.
19	16	19	OUT5	Output Voltage 5. The product of the digital code for channel 5 and (REFH2 - REFL2), referenced to REFL2.
21	17	20	OUT6	Output Voltage 6. The product of the digital code for channel 6 and (REFH2 - REFL2), referenced to REFL2.
22	18	21	OUT7	Output Voltage 7. The product of the digital code for channel 7 and (REFH2 - REFL2), referenced to REFL2.
23	19	22	REFH2	Reference 2 Input High. Must be more positive than REFL2 and more negative than VDD.
24	20	23	REFL2	Reference 2 Input Low. Must be more negative than REFH2 and more positive than Vss.

NIXINI -

11

### **Detailed Description Circuit Operation**

The MAX528/MAX529 contain 8 latched digital-to-analog converters (DACs), 8 buffer amplifiers, 2 reference inputs, and serial control logic. Buffer amplifiers may also be bypassed by internal switches, allowing three output modes: unbuffered, full-buffered, and half-buffered.

Any or all of the 8 voltage outputs can be programmed with 16 serial data bits.

#### **DAC Output Range**

The MAX528/MAX529 provide 8 voltage outputs (OUTO-OUT7) from 2 reference inputs. Each reference voltage has 2 input pins, REFH and REFL. The OUT0-OUT3 output voltages are derived from REFH1 and REFL1 while OUT4-OUT7 are derived from REFH2 and REFL2. For each reference, REFH must be more positive than REFL. A DAC output voltage is the product of its programmed 8-bit code and its reference input voltage. For example, the output voltage of OUT5 is:

OUT5 = (REFH2 - REFL2) (nn/256 + REFL2),

where nn = 8-bit code for OUT5, with a range of 0-255 (00 to FF hex.)

The reference inputs are independent of one another. REFH can range within 3V of VDD. REFL can be as low as Vss in unbuffered and half-buffered modes. but must be at least 1.5V above Vss in full-buffered mode. For the MAX528, Vss can be any negative voltage from -15V to OV, provided that VDD-VSS is no more than 20V. For the MAX529, Vss can be any negative voltage from 0V to -5V. In all modes, REFH must be no more than 12V greater than REFL.

Although the MAX528/MAX529 have a digital ground (GND) pin, they contain no internal analog ground. The upper and lower limits of any DAC output are the voltages to which REFH and REFL are connected.

To conserve power, the MAX528/MAX529 can be shut down by pulling SHDN low. VCC and VSS supply currents drop to less than 50µA, but reference current will still be drawn. Reference current is code dependent and can be reduced to nearly 0 (leakage only) by writing 0s to all DACs.

Note: To ensure that register data is retained during shutdown, CS must be high when entering or leaving shutdown mode.

### **Buffer Output Modes**

Shutdown

DAC outputs can be programmed for one of three buffer modes: unbuffered, full-buffered, and half-buffered. Buffers must be activated in pairs, and full- or halfbuffered mode must be selected in banks of four as shown in Table 1 (see Digital Interface section).

Table 1. Buffer Output-Mode Selection Codes (Address 00 hex, D6 = X, D7 = 1)

•		,	, ,	
Mode	<b>OUT0</b> , 1	OUT2, 3	<b>OUT4, 5</b>	OUT5, 6
Unbuffered (D0, D3=X)	D5 = 0	D4 = 0	D2 = 0	D1 = 0
Full-Buffered	D5 = 1	D4 = 1	D2 = 1	D1 = 1
Full Duffered	D3	= 1	DO	= 1
Half-Buffered	D5 ≠ 1	D4 = 1	D2 = 1	D1 = 1
nan-ounered	D3	= 0	DO	= 0

#### **Unbuffered Mode**

Unbuffered mode connects the internal 20kΩ R-2R DAC network (Figure 1) directly to OUT. Buffer circuitry is disabled, reducing power consumption as well as offset errors contributed by the internal buffer amplifier (see Electrical Characteristics). Driving high-resistance loads (1M $\Omega$  and up) improves accuracy. Output range in unbuffered mode is from the negative supply rail (Vss) to VDD - 3V for the MAX528 (Vss to VDD -2.25V for MAX529).




Figure 1. R-2R Inverted Ladder DAC Structure

111/1×1/11

## Published by WWW.SKYTECH.ir

12

providing a buffered output. Output swing is from Vss to  $V_{DD} - 3V$  (Vss = +1.5V to V\_{DD} - 2.25V for MAX529). Current consumption is reduced to typically 1.7mA (compared to 5.5mA for full-buffered) if all buffers use

**Digital Interface** 

### Serial Interface

MAX528/MAX529

Serial data at DIN is clocked in on the rising edge of CLK, while CS is low and SHDN is high (Figure 5). Data can be loaded at clock rates up to 6.25MHz (4MHz for MAX529). Logic inputs are CMOS and TTL compatible. The serial output DOUT is an open-drain N-channel FET that sinks up to 5mA and requires an external pull-up resistor (typically  $4.7k\Omega$ ) to VDD. Output data changes on the rising edge of CLK.

Any number of MAX528s or MAX529s can be daisychained by connecting the DOUT pin of one device (with pullup resistor) to the DIN pin of the following device in the chain. CLK and  $\overline{\text{CS}}$  are bussed together. Clock period and t\_CSS0 ( $\overline{\text{CS}}$  low to CLK high) must be increased to account for data delays between devices.

Vod 100µA 32Ω DAC Vss OUT  $32\Omega \ge$ Vss

Figure 3. Simplifed Half-Buffered Output Circuit

13

Unbuffered mode also operates effectively with lower resistance loads, but output loading may generate gain (full-scale) error. This will not affect linearity because DAC output resistance (between 8.5k $\Omega$  and 20k $\Omega$ ) does half-buffered mode. not change with code. The magnitude of the expected gain error is the ratio of the DAC output impedance

### Using an AC Reference with the MAX528

In applications where the reference has AC signal components, the MAX528 has multiplying capability within the REFH and REFL specifications. Figure 4 shows a technique for attenuating an AC signal by superimposing it on a DC voltage prior to REFH. As the DAC code changes, the AC output changes, as does the DC level. The output DC level is removed by capacitively coupling to the next stage. Note that the peak negative voltage at REFH must not swing below REFL.

### a 200pF load capacitor with the MAX529 Full-Buffered Mode

Full-buffered mode (Figure 2) activates both sections of the buffer amplifer, lowering the output impedance to typically 55 $\Omega$  and allowing +5mA/-2mA output currents to be supplied. The buffer amplifier output swing is from Vss + 1.5V to Vpp - 3V (Vss = +1.5V to Vpp - 2.25V for MAX529). The key advantage of this mode is that changes in load current cause minimal output change.

(typically  $13k\Omega$ ) to the DC load resistance at the output.

Another advantage of unbuffered operation is that output

filtering uses small capacitors and no resistors. The Un-

buffered Output Glitch Filtering photos in the Typical Op-

erating Characteristics show the feedthrough effect of

changing all channels but one from full-scale to zero. On

the rising edge of CS (top trace), energy is coupled into the

unchanged channel (2nd trace, unfiltered), producing a

70mV, 1µs pulse for the MAX528, and a 40mV, 5µs pulse

for the MAX529. The third and fourth traces of the MAX528

photo show how this pulse is suppressed using 200pF and 1000pF load capacitors with the MAX528. The third trace

of the MAX529 photo shows this pulse suppression using

### **Half-Buffered Mode**

Half-buffered mode (Figure 3) activates only the top half of the output stage, and therefore sources current only. Its advantage is that it maintains output swing to Vss while




Figure 2. Simplifed Full-Buffered Output Circuit

/VI/IXI/VI -




Figure 4. Using an AC Reference with the MAX528

If capacitive loading at the DOUT-to-DIN junction between two devices is 50pF or less, then the required tCSS0 becomes the sum of tDV (enable) and tDS (setup times), which is 130ns (90ns + 40ns) for MAX528 and tCSS0 170ns (120ns + 50ns) for the MAX529.

Maximum clock rate is influenced by pullup resistor size as well as capacitive loading:  $f_{CLKmax} = 1/(t_{DO} + t_{DS} + 0.65t_{RC})$ , where  $t_{DO} = 130ns$ ,  $t_{DS} = 40ns$ , and  $t_{RC}$  is the pullup resistor and capacitive load product. So for a  $t_{RO}$ pullup and 50pF load, the MAX528 f<sub>CLKmax</sub> is 4.7MHz; for a  $4.7k_{\Omega}$  pullup with 50pF load, f<sub>CLKmax</sub> drops to 2.8MHz. A similar calculation can be made for the MAX529, using  $t_{DO} = 200ns$ , and  $t_{DS} = 50ns$ .

#### DAC Programming

The MAX528/MAX529 are programmed by 16 data bits in two 8-bit bytes, the address pointer bits (A7-A0) followed by the data byte (D7-D0). These bits enter a shift register serially through DIN: A7 first, and D0 last. The data exits DOUT 16 clock cycles later in the same order.

Data at DIN is shifted into the first register (while all 16 register bits shift forward one stage) on a rising CLK edge, while holding  $\overline{CS}$  low and  $\overline{SHDN}$  high. This must occur 16 times to load all data bits into the shift registers. On the rising edge of  $\overline{CS}$ , data in the 16 shift registers is transferred as addressed and CLK is disabled.

There are three types of instructions: NOP, SET DAC, and set buffer modes.

#### No Operation

No Operation (NOP) is implemented when all 8 address pointer bits (A7-A0) and data bit D7 are logic 0. Data in D6-D0 is ignored. When this instruction is clocked in, no registers are updated and the outputs remain unchanged. NOP is a place-saver when multiple MAX528/MAX529s are daisy-chained.

#### SET DAC

SET DAC is implemented when at least one of the 8 address pointer bits (A7-A0) is logic 1. SET DAC updates the digital code of any or all DAC registers (and their corresponding DAC outputs) to a single new value. The new value is contained in the data byte (D7-D0). Each address pointer bit (A7-A0) selects a DAC output. Any combination of outputs can be updated simultaneously with one 16-bit instruction. Remember that address 0000 0000 is reserved for NOP and set buffer modes.

SET DAC does not change the buffer modes.

#### Set Buffer Modes

Set buffer modes is implemented when all 8 address pointer bits (A7-A0) are logic 0 and data bit D7 is 1. (see Table 1). Data in D6 is ignored. When this instruction is issued, data bits D5-D0 are transferred to the mode registers only; the DAC registers are unchanged.

Enabling and disabling the 8 buffers is done in four pairs by data bits D1, D2, D4, and D5. D1 controls buffers 6 and 7, D2 controls buffers 4 and 5, D4 controls buffers 2 and 3, and D5 controls buffers 0 and 1. A logic 1 enables a buffer pair (full-buffered or half-buffered mode); a logic 0 disables a buffer pair (unbuffered mode).

Full-buffered and half-buffered modes are set by two data bits, D0 and D3. D0 controls OUT4 through OUT7; D3 controls OUT0 through OUT3. A logic 1 enables full-buffered mode; a logic 0 enables half-buffered mode. These data bits apply only when buffer output pairs are enabled by a 1 in D1, D2, D4, or D5.

The set buffer modes instruction does not update the DAC registers.

1111X1111

#### 14

### **Programming Data**

### Table 2. Programming NOP

Data Direction:	First :	>														> Las
			Ad	dress F	ointer 1	Bits					Data	Byte		_		
Function	A7	A6	A5	A4	A3	A2	A1	AO	D7	D6	D5	D4	D3	D2	D1	_D0
NOP	0	0	0	0	0	0	0	0	0	X	Х	Х	X	X	_X_	X
X = Don't Care																

#### Table 3. Programming SET DAC Outputs

			Ad	dress F	Pointer E	Bits					Data	Byte	/			
Function	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	_ <u>D0</u> _
SET DAC Outputs	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	<u>D1</u>	D0
DAC code, 0000 00	00 to 111	1 1111	(00 He	x throu	igh FF H	Hex) D	7 = MSE	3; D0 =	LSB.	to the F		aiotar te			da in D	7 00

AX = set DAC register X to digital value D7-D0. A7 = OUT7...A0 = OUT0. Logic 1 sets the DAC register to new DAC code in D7-D0. logic 0 ignores D7-D0 code and keeps previous code. At least one of theses 8 bits must be 1 (A7-A0 = 01 hex to FF hex).

#### Table 4. Programming Set Buffer Modes

			Ad	dress P	Pointer I	Bits						Data	Byte			
Function	A7	A6	A5	A4	A3	A2	A1	AO	D7	D6	D5	D4	D3	D2	D1	D0
Set Buffer Modes	0	0	0	0	0	0	0	0	1	X	0&1	2&3	0/3	4&5	687	4/7

X = Don't Care (D6) 0&1 (D5) = buffer enable for OUT0 and OUT1. Logic 1 = buffers enabled, 0 = buffers disabled (unbuffered mode). Similar remarks apply to 2&3 (D4), 4&5 (D2), and 6&7 (D1) 0/3 (D3) = buffer modes for OUT0-3. Logic 1 = full-buffered mode, 0 = half-buffered mode. D3 has no meaning when D4 and D5 are both 0. 17 (JD) = buffer modes for OUT0-3. Logic 1 = full buffered mode, 0 = half-buffered mode. D0 has no meaning when D1 and D2 are

both 0. 4/7 (D0) = buffer modes for OUT4-7. Logic 1 = full-buffered mode, 0 = half-buffered mode. D0 has no meaning when D1 and D2 are both 0.

### **Programming Examples**

Example 1: Set OUT0, OUT2, OUT7 to binary value 0100 1110 (4E hex). Leave OUT1, OUT3, OUT4, OUT5, and OUT6 unchanged, and leave buffer states unchanged.

Data Direction:	First	>														Last
	A7	A6	A5	A4	A3	A2	A1	AO	D7	D6	D5	_D4	_D3_	D2	_ D1	D0
Example 1	1	0	0	0	0	1	0	1	0	1	0	0	1	1	1	0
Example 2: Set a states unchanged		excep	ot OUT	6 to bi	nary v	alue 0	000 00	0) 000	) hex)	Leav	re OUT	6 unc	hange	d, and	leave	e buffer
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	_D1	_D0
Example 2	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Example 3: Disat	ble all b	ouffers	(unb	uffered	d mod	e). Le	ave D	AC da	ta unc D7	hange D6	d. D5	D4	D3	D2	D1	
Example 3	0	0	0	0	0	0	0	0	1	Х	0	0	Х	0	0	Х
X = Don't Care																

Example 4: (1) Enable OUT0 and OUT1 buffers in full-buffered mode; put OUT2 and OUT3 in unbuffered mode.
(2) Enable OUT6 and OUT7 buffers in half-buffered mode; put OUT4 and OUT5 in unbuffered mode. Leave DAC data unchanged.

	A7	A6	A5	A4	A3	A2	A1	AO	D7	D6	D5	D4	D3	D2	D1	D0
Example 4	0	0	0	0	0	0	0	0	1	X	1	0	1	0	1	0
X = Don't Care																

11/1×1/11

## Cs ata Last D0 x D0 D0 D0;

15





Figure 5. Timing Diagram

### Ordering Information (continued)

### **Functional Diagram**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Printed USA

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1994 Maxim Integrated Products

16

is a registered trademark of Maxim Integrated Products.